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Abstract – The presented method automatically adjusts 
the deadtime of gallium nitride (GaN) transistors in 
half-bridge to increase the efficiency. This removes the 
need of manual measuring and setting the deadtime of 
the finished converter. The developed algorithm was 
tested and compared with the fixed deadtime case.  The 
obtained results show that the developed algorithm is 
achieving higher and more stable efficiency compared to 
selected fixed deadtime. 
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I.  INTRODUCTION 
Gallium nitride (GaN) normally-off transistors are 
available for power electronics [1]. Typical 
applications that become useful are DC/DC converters 
or power factor correctors (PFC) [2]. In such an 
application, a high frequency  hard switched half-
bridge is usually employed. 
The absence of freewheeling diode in GaN 
transistor brings the benefit of zero reverse recovery 
current [2]. However, in half-bridge converter, the 
reverse conduction of the transistor is needed [3]. 
The reverse conduction characteristic of GaN 
transistor [4] is such that the gate voltage has to be 
applied for the transistor to achieve a low voltage drop 
in the reverse conduction region. 
The same phenomenon  occurs in all metal oxide 
field effect (MOSFET) transistors. However, the body 
diode that is present in silicon and also in silicon 
carbide (SiC) structure has much lower voltage drop. 
This leads to  the decrease in efficiency in particular 
when increasing deadtime is not significant for 
MOSFETs except  GaN. It is because the body diode 
conducts the reverse current however, GaN transistors 
do not have the body diode in its structure [5]. 
The deadtime must be carefully adjusted for the 
converter equipped with GaN transistors to keep the 
high efficiency in a wide range of power [6]. 
The proposed algorithm is developed for typical 
buck or boost DC/DC converter employing half-bridge 
of GaN transistors and working inductor coil as in 
Fig. 1. 
One option is to measure the efficiency depending 
on the converter power and create a look-up map that 
determines the optimum deadtime for the control 
circuit [7]. 
 
Figure 1.  DC/DC converter topology 
The other option is to add a specific analogue 
circuit which measures the voltage drop at reverse 
conduction as a feedback for the control circuit 
adjusting the deadtime [8]. 
This technique needs more time to be spent when 
putting the converter into operation because of the 
necessity  of measuring the deadtime look-up map or 
adding a new circuit. 
The proposed tracking algorithm works only with 
regularly measured values such as output voltage and 
current to find the optimum deadtime. The tracking 
algorithm for example [9] keeps adjusting the 
deadtime online when the converter is running. 
II. TRACKING ALGORITHM 
When the added deadtime is longer than needed it 
forces the GaN transistor to operate in reverse 
conduction region with no gate voltage applied. It 
results to higher voltage drop and lowers the converter 
efficiency. 
To operate the tracking algorithm, it is necessary to 
find a value that should be measured in the circuit and 
that depends on the converter efficiency. 
For the converter we can write the following 
equation (1). The output voltage Vout depends on the 
input voltage Vin, the converter duty cycle d, and a 
voltage drop that represents also the voltage loss Vloss 
caused by the deadtime.  
???? ? ???? ? ? ? ?????  (1) 
If we neglect the loss in the inductor coil, as we 
study only the half-bridge, we can write that the loss 
voltage depends on the deadtime tdt, switching period 
T, on-state resistance RDSon, off-state resistance in 
reverse conduction region RSDoff, and output current Iout 
according to (2).  
  






? ? ????      (2) 
Because the off-state reverse resistance is much 
higher than the on-state resistance the loss voltage 
depends mostly on the deadtime. 
 ?????? ? ?????  (3) 
?????????   (4) 
It leads to the option that we can measure the 
output voltage for constant converter duty cycle while 
adjusting the deadtime and find an output voltage 
maximum. 
The maximum exists because decreasing the 
deadtime behind certain value forces transistors to 
operate short circuited. It means that further 
decreasing the deadtime decreases the output voltage 
according to Fig. 2. 
The main benefit of the algorithm is that we don’t 
have to calculate driver delays and transistion times to 
estimate properly the minimum safe deadtime. The 
algorithm is able to find it only by measuring the 
output voltage in case of constant duty cycle and input 
voltage. 
III. DUTY CYCLE CORRECTION 
Changing the deadtime changes the duty cycle, 
too. For the tracking algorithm correct operation we 
have to correct the duty cycle when changing 
deadtime. 
We have to separate two different modes of 
operation depending on continuous or discontinuous 
inductor current. In each of them the duty cycle 
correction is different. 
A. Continuous Current Mode 
In continuous current mode the current flows 
through the inductor in one direction only. It means 
that in the half-bridge one transistor acts as a 
freewheeling diode and conducts the reverse current 
when the other one is turned off. 
The voltage drop on transistors operating in 
reverse conduction region appears only on one of the 
two possible voltage levels according to Fig. 3 
depending on the direction of the inductor current. 
As shown in Fig. 3, the deadtime changes the 
resulted converter duty cycle. When we define the 
controller duty cycle dMCU (5) as the transistor T1 on-
time T1on, we can calculate the converter duty cycle 
according to (6). 
 
Figure 2.  Output voltage dependency on deadtime 
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  (6) 
It means, we have to adjust the dMCU together when 
changing the tdt. 
B. Discontinuous Current Mode 
In discontinuous current mode of operation the 
inductor current changes its polarity during each 
switching period. This happens when the average 
current is smaller than half of the peak-to-peak current 
ripple. Every time one transistor is turned off, the 
other conducts the reverse current. 
According to Fig. 4 the reverse voltage drop 
caused by the deadtime appears always after both 
rising and falling transitions. Because of that in 
discontinuous current mode the deadtime does not 
affect the converter duty cycle (7). 
? ? ????    (7) 
IV. MEASURED RESULTS 
The tracking algorithm was tested on a GaN 
DC/DC converter prototype shown in Fig. 5. The 
board consists of the half-bridge made of two 
GS66508B GaN based transistors with high speed 
drivers derived from [10] and of the microcontroller 
STM32F334 to generate gate signals. 
The controller is ARM Cortex M4 equipped with 
high resolution timer that enables the deadtime and 
also the duty cycle resolution to be down to 217 ps 
[11]. 
The deadtime setting affects the efficiency 
significantly. So the measurement was performed for 
two cases, in the first case with fixed deadtime setting 
and in the second one with the proposed tracking 
algorithm. The efficiency was measured in multiple 
points while changing the transferred power of the 
DC/DC converter. 
 
Figure 4.  Discontinuous current mode 
  
 
Figure 5.  GaN DC/DC converter prototype 
A. Output Voltage Waveform 
Depending on the load, two different output 
voltage waveforms were observed, depending on the 
continuous and discontinuous current modes. 
In Fig. 6, the output voltage waveform in 
continuous current mode is shown. For the comparison 
with Fig. 7, in the discontinuous current mode the duty 
cycle is not compensated. We can see that without the 
compensation the continuous current mode results in 
lower duty cycle. The deadtime is here clearly 
represented by the times when the voltage is negative. 
For both figures the set parameters are: the duty 
cycle dMCU = 0.5, the deadtime tdt = 100 ns, and the 
switching period T = 2 500 ns. 
For the continuous current mode in Fig. 6, the duty 
cycle is decreased to d = 0.46 because of the deadtime. 
In Fig. 7, the duty cycle remains the set d = 0.5. 
 
Figure 6.  Voltage waveform in continuous current mode 
 
Figure 7.  Voltage waveform in discontinuous current mode  
It is because in discontinuous current mode the 
inductor current is always flowing through the 
opposite transistor when the other one is turned off. 
This symmetrical operation makes no change in 
converter duty cycle unlike the case of continuous 
current mode. 
B. Output Voltage on Deadtime Dependency 
In Fig. 8, the dependency of output voltage on the 
deadtime was measured to make sure that the 
maximum exists. 
It was measured with decreased input voltage of 
40 V and 0.5 duty cycle to be safer to use also into the 
negative deadtime. 
In the negative deadtime, the transistors are in 
short circuit operation across the half-bridge for the 
time -tdt resulting in dramatic heat dissipation increase. 
The short circuit current in this case is limited by the 
parasitic inductances in the half-bridge supply. 
The voltage drop is steep so it was measured only 
to tdt = -10 ns where the voltage dropped to similar 
value as for tdt  = 100 ns. 
The deadtime is plotted with respect to the gate 
signals, so partly short circuited operation is appearing 
also when the deadtime is lower than switching delays 
of the transistors [4]. 
When the deadtime decreases from higher values 
the output voltage increases. This happens because the 
reverse conduction region voltage loss is getting 
lower. 
The output voltage is rising until this voltage loss 
is minimized and no delay is between one transistor 
has finished turning off and the other has started 
turning on. The deadtime is adjusted so that it matches 
the turn-on and turn-off delays including actual rise 
and fall times for the given converter voltage and 
current conditions. 
When we further decrease the deadtime transistors 
are starting to operate short circuited which results in 
steep decrease of the output voltage. 
C. Efficiency Measurement 
In Fig. 9, the efficiency was measured at stable 
input voltage value and 0.5 duty cycle while changing 
the load current. 
Two options were measured, first one with fixed 
deadtime roughly set to 40 ns to be bigger than 
estimated maximum delays in driving circuits and 
transistors. The second was measured with tracking 
deadtime algorithm running and constantly searching 
for the output voltage maximum at given load. 
It can be seen that the tracking algorithm achieved 
higher efficiency in the measured converter power 
range. 
In this particular case at 175 W, the efficiency 
values for both fixed and tracked deadtime are close 
which means the set fixed deadtime was optimal only 




Figure 8.  Output voltage on deadtime dependency 
 
Figure 9.  Comparison of efficiency depending on power for fixed 
and tracked deadtime 
For lower and higher load the set deadtime is too 
short or too long increasing the losses in transistors 
while the tracking algorithm is still able to find the 
optimal deadtime again to keep the efficiency higher. 
At low power the efficiency is decreasing because 
of the power consumption of the control circuit and 
drivers. 
V. CONCLUSION 
The converter topology was tested to prove the 
existence of the output voltage maximum when 
changing the deadtime in case of constant and 
corrected duty cycle. It means the tracking algorithm 
is able to successfully find the maximum which is the 
optimum deadtime setting. 
The tracking algorithm was tested and compared 
with the fixed deadtime setting. For the case of tracked 
deadtime the efficiency is higher over the whole range 
of varying converter output power compared to a fixed 
deadtime setting. 
Adding the tracking algorithm to existing 
converter removes the need of measuring and precise 
setting the deadtime before new converter is put into 
operation. 
The advantage of the proposed solution lies in that 
the only  measuring of common values such as 
converter output voltage and current is enough to 
determine the mode of operation to correct  the duty 
cycle and to implement the tracking deadtime 
algorithm. 
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